

System Page 80

+1.05VS Page 81

+1.5V & +0.75V Page 82


+1.8VS Page 83

+0.8VS Page 84

Charger Page 87

Load Switch Page 88

BLOCK DIAGRAM



Design IP Source: N53S

PCH Master		
SM-Bus Device	SM-Bus Address	
EC Master (SMB1)	SM-Bus Address	
SM-Bus Device		
DIMM TEMP.	9Ah	
CPU Thermal Sensor	90h	

PCIE 1	
PCIE 2	Minicard WLAN
PCIE 3	
PCIE 4	USB 3.0
PCIE 5	
PCIE 6	
PCIE 7	
PCIE 8	

USB 0	USB 3.0 Port
USB 1	USB Port 1
USB 2	Touch Panel
USB 3	Card Reader
USB 4	CMOS Camera
USB 5	Bluetooth
USB 6	
USB 7	
USB 8	
USB 9	
USB 10	
USB 11	
USB 12	
USB 13	

SATA 0	SATA SSD
SATA1	
SATA2	
SATA4	

CPU Thermal Sensor		
1st	06G023123010	NCT7717U
2nd		

Memory Thermal Sensor		
1st	06G023048020	G781-1
2nd		

		Title: <i>System Setting</i>	
ASUS&K COMPUTER INC. NBS		Engineer: <i>shihhsien_yang</i>	
Size C	Project Name UX31A2	Rev R2.0	
Date: <i>Tuesday, March 27, 2012</i>		Sheet <i>2</i> of <i>99</i>	

EC GPIO	Use As	Signal Name
GPA0	O	PWR_LED#
GPA1	O	
GPA2	O	CHG_FULL_LED#
GPA3	O	
GPA4	O	
GPA5	O	FAN_PWM
GPA6		-
GPA7	O	KB_LED_PWM
GPB0	O	ME_AC_PRESENT
GPB1	O	
GPB2	O	+3VA_ON
GPB3	IO	SMB0_CLK
GPB4	IO	SMB0_DAT
GPB5	O	A20GATE
GPB6	O	RCIN#
GPB7	O	PM_RSMRST#
GPC0		
GPC1	IO	SMB1_CLK
GPC2	IO	SMB1_DAT
GPC3	O	PM_PWRBTN#
GPC4	I	AC_IN_OC#
GPC5		
GPC6	I	BAT1_IN_OC#
GPC7		
GPD0	I	PWRLIMIT#_EC
GPD1	O	CAP_LED#
GPD2	I	BUF_PLT_RST#
GPD3	O	EXT_SCI#
GPD4	O	EXT_SMI#
GPD5	O	OP_SD#
GPD6	I	FAN0_TACH
GPD7		-
GPE0	O	SUSC_EC#
GPE1		
GPE2	O	1.5V_ON
GPE3	O	BIOS_WP#
GPE4	I	PWR_SW#
GPE5	I	PM_SUSC#
GPE6	I	LID_SW_EC#
GPE7		
GPFO	O	PM_SYSPWROK
GPFI	O	3VSUS_ON
GPFF2		-
GPFF3	O	USB_CHARGE_ON#
GPFF4	IO	TP_CLK
GPFF5	IO	TP_DAT
GPFF6	I	PECI_EC
GPFF7	O	PCH_SPI_OV
GPGO	I	ME_SusPwrDnAck
GPGL	I	PM_SUSB#
GPGL2		
GPGL6		-
GPHO	IO	PM_CLKRUN#
GPHL	O	THRO_CPU#
GPH2	O	LCD_BACKOFF#
GPH3	O	SUSB_EC#
GPH4	O	USB_CHARGE_VBUS_EC
GPH5		
GPH6	I	5VSUS_PWRGD
GPJO	I	Light_Sensor_AD
GPJ1	I	SUS_PWRGD
GPJ2	I	ALL_SYSTEM_PWRGD
GPJ3	I	CORE_PWRGD
GPJ4		-
GPJ5		-
GPJ6		-
GPJ7	I	Adaptor_Sense
GPJO	O	
GPJ1	O	PM_PWROK
GPJ2	O	
GPJ3	O	
GPJ4	O	5VSUS_PWRON
GPJ5	O	DRAMRST_EC



FDI disable: (For discrete graphic)

- | |
|---|
| 1. NC:
DI_TX[0-7], FDI_TX[0-7], VCC_AXGSENSE, VSS_AXGSENSE |
| 2. Pull-down to GND via 1KΩ \pm 5% resistor:
FDI_FSYNC[0-1], FDI_LSYNC[0-1], FDI_INT, GFX_IMON
~15mW power saving |
| 3. Connected to GND:
VCCAXG |
| 4. Can be connected to GND directly:
DPLL_REF_CLK, DPLL_REF_CLK# |
| 5. Connect to +V1.05S rail:
VCCFDPLL |

eDP disable/Enable

CFG[4]:


Enable: Mount R0503, R0303=1K
Disable: un-mount R0503, R0303=10Kohm







Huron River PCIe support 2.5 GT/s, 5 GT/s and 8 GT/s


PCIE AC Coupling Capacitors:

1. 436735 PDG Page 39, 75nF-200nF
2. 431433 EMERALD LAKE Schematic 220nF
3. 436735 PDG Page 41, 180nF-265nF













此頁全放TOP side



Please mount J0701,
R0701~R0705 and RNX0702
for debug on SR and ER

Place near J0701



5

4

3

2

1

D

D

C

C

B

B

A


A

4

3

2

1

		Title : NB ****	
ASUSTeK COMPUTER INC. NB1		Engineer: shihhsien_yang	
Size	Project Name	Rev	
Custom	UX31A2	R2.0	
Date: Tuesday, March 27, 2012		Sheet	8 of 99

D

D

C


C

B

B

A

A

		Title : NB ****	
ASUSTeK COMPUTER INC. NB1		Engineer: shihhsien_yang	
Size	Project Name		Rev
Custom	UX31A2		R2.0
Date: Tuesday, March 27, 2012		Sheet	10 of 99


D

C

B

A







Title : NB ****

Engineer: shihhsien_yang


Size	Project Name	Rev
Custom	UX31A2	R2.0

Date: Tuesday, March 27, 2012


Sheet 12 of 99




Refer to Intel CMB




Refer to Intel CMB




ER-001




















ER-022





check here








check here





R3.0, Item 100.



ER-037



ER-022











DDR3 Vref


Intel Document Number: 400755





CMOS Settings	
Clear CMOS	Shunt
Keep CMOS	Open (Default)
TPM Settings	
Clear ME RTC Registers	Shunt
Keep ME RTC Registers	Open (Default)

HD Audio


HDA_SYNC(On-Die PLL VR voltage select):
Rising edge of RSMRST# pin
High:1.5V, Low:1.8V (default)



RTC Battery




JTAG



For PU/PD

Boundary Scan TP (PCH)



ASUS Title: 3_BEX1(SATA, HDA, RTC, LPC)
 ASUSTek COMPUTER INC. Engineer: shihhsien_yang
 Site: Project Name: UX31A2
 Date: Tuesday, March 27, 2012 Rev: R2.0
 Drawn: 20 of 90


SUSACK#:
SUSACK# and SUSWRN# can be tied together
if EC does not want to involve in handshake
mechanism for the Deep Sleep state entry and exit.

APWRK:
For platform not supporting iAMT
it can be connected to PWROK.

SUSPWRDNACK (PCH to EC):
This pin requires a pull-up to +3VSUS.
Platforms are not expected to use this
signal when the PCH's Deep S4/S5 feature is used.



SUSWRN# (PCH to EC):
This pin asserts low when PCH is planning
to enter the DeepSx power state and remove
Suspend power(using SLP_SUS#)

Entry Into Deep S4/S5
A combination of condition is required for entry into Deep S4/S5
All of the following must be met:
-Intel ME in Mof.
-AND either "a" or "b"(EDS R0.7v1 p.186).




CHECK PULL-UP OR DOWN

For PU/PD



Boundary Scan TP (PCH)

PM_RSMRST#_PCH 1 T2217
PM_PWROK_PCH 1 T2211
APWRK_R 1 T2215
PM_SYSPWRK_PCH 1 T2216



DPWRK:
This input is tied
together with RSMRST#
in platforms that do not
support DeepSx

VCCDSW stable to DPWRK
assertion is 10ms (min)

4/23 Delete R2222, R2228,
U2201, R2230, R2233, C2201
and D2203, Deeper
sleeper 要川

PMSYNCH is Low in C6/C7 states only

Tacoma Pass(NVRAM) Disabling and termination guidelines(DG R0.7 p.322)
If the Tacoma Pass interface is not used,
the interface signals, including NV_ROMW
can be left as No connects with few exceptions.
VccpNAND, NV_ALE, NV_CLE


DMI & FDI Termination Voltage	
NV_CLE	LOW : Set to Vss
	HIGH : Set to Vcc

ER-018






USB2.0		USB 3.0	
0	USB 3.0 Port	1	USB 3.0 Port
1	USB 2.0 Port (Debug)	2	USB 3.0 Port
2		3	
3		4	
4	Camera		
5	WiFi/ WiMax/Blue Tooth		
6			
7			
8	Touch Panel		
9	Card Reader		
10			
11			
12			
13			

ER-031



ER-030



PCB_ID1	PCB_ID0	On Board Memory
0	0	4GB(DDR3_1600 ~ DDR3_L_1333 ~ DDR3_L_1600)
0	1	N/A
1	0	4GB(DDR3_1333)
1	1	8GB(DDR3_1600)

Boot BIOS Strap : GNT1#, SATA1GP


GNT1#(BBS1)	SATA1GP(BBS3)	Boot BIOS Location
0	1	Reserved
1	0	PCI
1	1	SPI (PCH)
0	0	LPC

Sampled on rising edge of PWRCK.

Default
PU 20K
ODM




GNT3#: A16 swap override Strap/ Top-Block swap override jumper


Low=Enabled A16 swap override/
Top-Block swap override
High=Default



U37 3/11 015

All Beads : 0603 !!





The schematic diagram illustrates the power supply circuit for the ADXL345. It features two input lines, +VTT_FCH_VCCA_A_DPL and +VTT_FCH_VCCA_B_DPL, which are connected to the +VTT_FCH_VCC pin of the ADXL345. Each input line passes through a 10uH inductor (L3703 and L3704) and a 1uF/6.3V capacitor (C2703 and C2704) to ground. The output of the inductors is connected to the +VTT_FCH_VCC pin of the ADXL345.


PCH SPI ROM

05/12 delete +3VA


+3VSUS_ORG

+3VM_SPI


Remove SPI FLASH TOOL CON








ER-025



EC








Keyboard



BL_CON

ER-003

Keyboard



PR-009

**TPM**

ClickPad Schematic

BOM_Note

Normal TP option -> /PS2TP


ELAN SMBUS TP option

Synaptics SMBUS TP option


click pad option is for win8 requirement Function

PR-005


T/P




ER-036




PR-010



Thermal Policy



battery embedded (press pwr_sw 10sec, then reset ec)












		Title : ****	
ASUSTeK COMPUTER INC. NB1		Engineer: <u>shihhsien yang</u>	
Size	Project Name	Rev	
Custom	UX31A2	R2.0	
Date: <u>Tuesday, March 27, 2012</u>		Sheet	<u>35</u> of <u>99</u>





		Title : AUD-****	
ASUSTeK COMPUTER INC		Engineer: shihhsien_yang	
Size Custom	Project Name UX31A2		Rev R2.0
Date: Tuesday, March 27, 2012		Sheet 37 of 99	




<Variant Name>

ASUS		Title :AUD SPK-R CONN	
ASUSTeK COMPUTER INC		Engineer: shihhsien yang	
Size	Project Name		Rev
Custom	UX31A2		R2.0
Date: Tuesday, March 27, 2012		Sheet	38 of 99



	5	4	3	2	1
D					D
C					C
B					B
A					A


		Title : CB-****	
ASUSTeK COMPUTER INC. NB6		Engineer: shihhsien_yang	
Size A	Project Name UX31A2		Rev R2.0
Date: Tuesday, March 27, 2012		Sheet	40 of 99


















LPC Debug Port

PR-013









ER-030







ER-004

UX31EP 004 12/21




Near CON J4801

Figure 1: Schematic diagram of the proposed 100-GHz CMOS differential signal processing circuit. The circuit consists of eight identical stages, each containing a differential pair of transistors (R4801, R4802, R4803, R4804, R4805, R4806, R4807, R4808) and a load network (L4801, L4802, L4803, L4804). The input and output signals are labeled as HDM1_TX2N, HDM1_TX2P, HDM1_TX1N, HDM1_TX1P, HDM2_TX2N, HDM2_TX2P, HDM2_TX1N, and HDM2_TX1P. The load network is a series combination of a 5.20 Ohm resistor and a 900nm/100Mhz inductor.



		Title : HDMI-type D	
ASUSTeK COMPUTER INC		Engineer: shihhsien_yang	
Size Custom	Project Name UX31A2	Rev R2.0	
Date: Tuesday, March 27, 2012		Sheet 48 of 99	

CPU Thermal Sensor



Route CPU_THRM_DA , CPU_THRM_DC and on the same layer

-----OTHER SIGNALS

10 mils

=====GND

10 mils

=====H_THERMDA(10 mils)

10 mils

=====H_THERMDC(10 mils)

10 mils


=====GND


10 mils

-----OTHER SIGNALS

Avoid FSB,Power


DC FAN Control






Main Board

CAPS_LOCK LED




For Charge LED

Close J6001




WireLess/BT LED




WirelessLAN & Bluetooth Status LED

PWR LED





PR-003

LID SW (no TouchPanel)




LID SW (for TouchPanel)







4/20 Stuff R5710 and R5711



ER-015



Battery Connector





ASUS		Title : DC/DC & BAT IN	
ASUSTek COMPUTER INC.		Engineer: Power	
Size	Project Name	Rev	
Custom	UX31A2	R2.0	
Date: Tuesday, March 27, 2012	Sheet	60	of 99







ER-031




ER-022




PR-011




ER-035




CPU Bracket




UX31A WLAN NUT





PCH NUT




SSD NUT




Screw hole




Bottom Pad




EMI Shrapnel



ER-002




ER-013




		Title : ****	
ASUSTeK COMPUTER INC. NB3		Engineer: <i>Susi_Hong</i>	
Size C	Project Name UX31A2	Rev R2.0	
Date: <i>Tuesday, March 27, 2012</i>		Sheet	66 of 99

USB2.0 EMI-Protection & ESD-Protection




ER-030

USB3.0 EMI-Protection




ER-013

USB3.0 ESD-Protection
1st : 07G028076030
ESD PROTECTION AZ1045-04F
2nd : 07G028153010
ESD PROTECTION IP4284CZ10-TB




USB30 CONN

USB30 CONN
UX21 CON 12013-00011600




USB Charger




ER-013

Charger_pwr_control & DC mode low voltage control




ER-032

VBUS_discharger




ER-019


USB_SW VBUS Control Circuit



Using TI IC, then the iphone4S can't charger in S4&S3 mode.

Place close to EC




















+VTT_CPU & +VTT_PCH & +1.05VS POWER SUPPLY




<Variant Name>

ASUS		Title : +1.05VS	
ASUSTeK COMPUTER INC. NB		Engineer: shihhsien_yang	
Size	Project Name	Rev	
Custom	UX31A2	R2.0	
Date: Tuesday, March 27, 2012		Sheet 82 of 99	




+1.8VS POWER SUPPLY



PT8401 TPC28T
+1.8VS 1

PT8402 TPC28T
GND 1

PT8403 TPC28T
GND 1

		Title : <i>+1.8VS</i>	
ASUSTeK COMPUTER INC.		Engineer: <i>shihhsien_yang</i>	
Size <i>Custom</i>	Project Name <i>UX31A2</i>	Rev <i>R2.0</i>	
Date: <i>Tuesday, March 27, 2012</i>		Sheet	<i>84</i> of <i>99</i>

5	4	3	2	1
D				
C				
B				
A				
5	4	3	2	1

<Variant Name>

ASUS

Title : POWER_VGFX_CORE

ASUSTeK COMPUTER INC.

Engineer: shihhsien_yang

Size	Project Name	Rev
Custom	UX31A2	R2.0

Date: Tuesday, March 27, 2012

Sheet 86 of 89

+0.8VS POWER SUPPLY








Figure 1: Schematic representation of the experimental setup for the study of the effect of the TPC28T mutation on the function of the PTs. The diagram shows six pairs of PTs (PT8719, PT8714, PT8716, PT8720, PT8715, PT8718) and their corresponding TPC28T mutant pairs. Each pair is connected by a red line representing the TPC28T mutation. The PTs are represented by blue circles, and the TPC28T mutants are represented by red circles. The PTs are connected to a common ground (GND) or a common +0.8VS source. The PTs are connected to a common +0.8VS source or a common GND. The PTs are connected to a common +0.8VS source or a common GND. The PTs are connected to a common +0.8VS source or a common GND.







SUSB#_PWR POWER



PSL9101 請擺在 PQ9102 旁邊




SUSC#_PWR POWER



<Variant Name>

ASUS		Title : Load Switch	
ASUSTeK COMPUTER INC. NB		Engineer: shihhsien yang	
Size	Project Name	Rev	
Custom	UX31A2	R2.0	
Date: Tuesday, March 27, 2012		Sheet 91 of 98	





[U36SD] R1.1

- 1. Change source of PQ9102 and PQ9104 from +5VSUS to +5VSYS p91
- 2. transform pin1,4,7,10 trace to +1.7v_lan p34
- 3. WLAN clk_req1 follow u36jc pull low p21
- 4. ALC269 pin9 trace to +3vsus for leakage current p36
- 5. EC PIN3 is NC p30
- 6. Add ESD protect part for HDMI p48
- 7. Add capacitance for EMI request on H_CPUPWRGD p25
- 8. Change C3404 trace from GND_LAN to GND p34
- 9. Follow U36JC CRT solution p46

[M61JA] R1.0 => R1.1

1. Follow E.E RC delay
+5v R9107 100K change to 68K
+3v R9106 200K change to 121K
+1.5v R8306 49.9K change to 68K
+5VS R9104 200K change to 68K
+3VS R9103 200K change to 121K
+1.8VS R8401 33.2K change to 121K
+1.5VS R9102 470K change to 390K
+1.05VS R8252 39K change to 200K
+0.75VS R8312 0 change to 2.49K C8310 0.1U change to 2.2U
- 2.VR_VID0~2 pull high 1K VR_VID6 pull low 1K.
- 3.U8401 RT8015A change to RT8015B
- 4.Reserve GVR_VID0~VID6 pull high and low resistor R8627~R8633
- 5.Reserve R8517~R5720 pull high & pull low resistor for MCP_CORE_VID
- 6.page86 component option change to ARD (CFD no stuff)
- 7.R8004 option change to CFD & R8049 change to ARD(For IMON)
- 8.Change RN8801A RN8801B(layout request)
- 9.R8517 R8519 change to stuff
- 10.R8406 13K change to 12K
- 11.CE8005 no stuff , CE8007 stuff
- 12.C8403 C8406 size 0603 change to 0805
- 13.R8213 R8305 ohm change to 2.2 ohm
- 14.R8621~R8633 stuff 1K ohm
- 15.R8512 change form 200K to 33K ohm
- 16.VTT_PCH component option change to CFD
- 17.Delete U8502 & GPU_PWRON signal change to GPU_PWRON_1.8VSG_&_3.3VSG
- 18.L8601 1uH => 0.56uH , C8608 0.01uF/50 => 0.01uF/16V , R8621 43K => 36K , C8617 =>0.1uF/16V 1uF/10V , C8607 68pF/50V => 33pF/50V , R8625 10K => 18.7K , R8613 3.6K => 4.02K
- 19.R8057 change form 10K to 2.05K
- 20.Add Q8007 & Q8008 form thermal issue

		Title : System History	
ASUSTeK COMPUTER INC. NB		Engineer:	
Size Custom	Project Name UX31A2		Rev
Date: Tuesday, March 27, 2012		Sheet	96 of 99

ER
001 Page 13 & 14 : add +0.75VS de-coupling capacitors for channel B by samsung simulation recommend , and add +1.5V de-coupling capacitors around U1404 by samsung simulation recommend
002 Page 65 : remove U6511-14, U6516
003 Page 31 : change J3101 to 12G183000403 and add PWR_SW ~ PWR_LED function on Keyboard
004 Page 46 : change J4601 to 12019-00020000
005 Page 48 : change J4801 to 12022-00013700
006 Page 70 : remove SW7001
007 Page 69 : change J6901 to 12013-00011600
008 Page 53 : change J5303 to 12003-00020700
009 Page 30 : swap EC GPE0 and GPH4 for EC request
010 Page 30 : +3VA_ON pull low
011 Page 30 : add R3002 for without Light sensor system
012 Page 30 : unmount R3084, mount R3083 for S4/S5 EC power down
013 Page 21,68,69 : remove about FL1009 circuit
014 Page 06 : modify R0617,R0618 to 1K follow intel DG
015 Page 60 : change J6001 to 12014-00101000 for MP
016 Page 28 : change U2801 to 05006-00010300 (64W)
017 Page 56 : add R5640 for PWR_LED# current limit
018 Page 24,25 : change (H_SNB_INV#) AV10 to AY1 for following VC circuit.
019 Page 69 : add +5V_USB2 discharge for AI-charger function fail on iPhone 4S
020 Page 56 : Change R5604 size from 0201 to 0402.
021 Page 23 : Reserve 5pF cap. of RGB signals for EMI suggestion.
022 Page 45 : Reserved 8pF cap. to +3VS_LCD & +3VSUS for RF suggestion.
Page 45 : Reserved 5pF cap. to G & D sides of Q4501 for RF suggestion.
Page 45 : Reserved 5pF cap. to G & D sides of Q4501 for RF suggestion.
Page 45 : Reserved 0.1uF cap. to AC_BAT_SYS_INV_CON for RF suggestion.
Page 45 : Changed R4503 to L4514 for RF suggestion.
Page 45 : Colay USB_PP2 0 ohm & choke for RF suggestion.
Page 13 : Add cap. to +1.5V for RF suggestion.
Page 14 : Add cap. to +1.5V for RF suggestion.
Page 15 : Add cap. to +1.5V for RF suggestion.
Page 48 : Colay HDMI ohm & choke for RF suggestion.
Page 50 : Reserved cap. to SMB1_CLK_S for RF suggestion.
Page 51 : Reserved cap. to +3VS for RF suggestion.
Page 53 : Reserved cap. to +3VAUX_WLAN for RF suggestion.
Page 70 : Reserved cap. to pin 4 of Q7003 for RF suggestion.
Page 70 : Reserved cap. to pin 4 of Q7003 for RF suggestion.
Page 63 : Reserved cap. to +3V for RF suggestion.
Page 63 : Reserved cap. to net of for RF suggestion.
023 Page 20 : Reserved R2009 for RTC battery change type.
024 Page 26 : Deleting R2606 for DDR3L power change path.
Page 53 : Deleting R5302 for DDR3L power change path.
Page 28 : Add cap. to pin 5-8 of SPI ROM for RF suggestion.
026 Page 51 : Add SATA_TX1 net to SSD for SSD support RAID .
027 Page 56 : Change R5609 and reserve C5624 for DC jack change size.
028 Page 26 : Change resistor value of R2630 to 511K ohm and change size from 0201 to 0402 for reducing power consumption.
Page 70 : Change resistor value of R7004 ~ R7005 to 200K ohm for reducing power consumption.
Page 56 : Change resistor value of R5602 to 200K ohm for reducing power consumption.
029 Page 25 : Change R2529 ~ R2530 ~ R2531 for following sedding schematic design.
030 Page 46 : Change C4602 ~ C4604 ~ C4606 cap. value to 10PF and L4601 ~ L4602 ~ L4603 for EMI suggestion & EA measure pass.
Page 24 : Change R2428 resistor value to 39 ohm for EA measure pass.
Page 69 : Delete RN6916 and add L6901 for EMI suggestion.
031 Page 24 & 45 & 63 : Change USB port2 & port3 to port 8 & port 9 for BIOS suggestion.
032 Page 69 : Add R6905 & C6901 for USB problem.
033 Page 27 : Change power plane of VCCDSW3_3 for supporting hybrid sleep mode.
034 Page 51 : Add JP5101 for measurement.
035 Page 63 : Add 0.1uF cap. to +3VS & +5V for RF suggestion.
036 Page 45 : Reserve 0.1uF cap. to BUF_PLT_RST# & TPanel_INT#_C for EMI suggestion.
Page 31 : Reserve 0.1uF cap. to TP_DAT & TP_CLK for EMI suggestion.
Page 45 : Add L4518 to +3VS_LCD for EMI suggestion.
037 Page 14 & 15 : Change C1416 & C1501 cap. value from 8PF to 0.1uF for RF suggestion.

PWR modify


Page 88 : Updating CHG IC to BQ24725A
Page 88 : Add shut down sche.
Page 90 : Add HW_throttle sche.
Page 90 : Add PR8107 for WLAN noise.
Page 83 : Delete PC8301 for WLAN noise.
Page 83 : Change PL8300 to 2.2uH for WLAN noise.
Page 83 : Add PC8326 ~ PC8327 for RF suggestion.
Page 83 : Add PR8321 to 330k
Page 83 : Change PR8314 to 9.53k
Page 60 & 90 : Change BOM
Page 81 & 90 : Change BOM & sche. for power design ip sche change.
Page 81 & 90 : Change BOM PC8101 to 220uF, and PR9005 to 49.9k ohm

PR

001 Page 03 : Change U0303 to 06G004753010 for CR sche.
002 Page 44 : Change JDEBUG1 to 12G18340120R
003 Page 56 : Add a new lid sw for touchpanel using. (Panel PCB length change)
004 Page 30 : Reserved 0.1uF to light sensor.
005 Page 31 : Change 6 pin to 8 pin for TP changing.
006 Page 21 : Change SMBus and INT for TP using.
007 Page 45 : Change Touch Panel pin define.
008 Page 56 : Change control method of charger led.
009 Page 31 : Add C3114 for RF suggestion.
010 Page 31 : Add and reserve the old 6 pins con and delete +5VS_TP.
011 Page 63 : Add 8PF cap. to +5VS for RF suggestion.
012 Page 53 : Add R5306 and Pull high to +3VSUS for intel smart card function using.
013 Page 44 : Change pin define for footprint vs datasheet aren't the same.
014 Page 45 : Add C4570 ~ C4501 ~ C4504 Cap. for RF suggestion.

PWR modify

Page 81 : Add PC8131, PC8132
Page 83 : Add PC8317 / P8316 / PR8305 / PC8305
Page 83 : Change PR8314->12k
Page 88 : Update Adaptor voltage table
Page 84 : Change PL8400 BOM
Page 87 : Change PL8700 BOM
Page 83 : PR8304 & PR8305 pull high to +3VA_EC
Page 88 : PR8810 & PR8817 change 10ohm/0603 to 0ohm/0603.
Page 88 : PR8838 change 95.3kohm/0402 to 100kohm/0402.




Power On Sequence

1 → 30

AC-IN Mode

M52J Power-On Sequence
Timing Diagram Rev.0.31



UX31A R2.0 SKU table

BCM	CPU	Memory	TPM	SSD	PANEL
Option	/CPU	/MEM	/TPM		
60-NIOMB160*-B0*	I7-3517U	Elpida 4G DDR3LRS-1600	/TPM	A-DATA/XM11-256GB-V2	CNO/W133HSE-KA1
60-NIOMB1C0*-A0*	I7-3517U	Elpida 4G DDR3LRS-1600	N/A		
60-NIOMB1A0*-B0*	I5-3317U	Elpida 4G DDR3LRS-1600	/TPM		
60-NIOMB180*-B0*	I5-3317U	Elpida 4G DDR3LRS-1600	N/A	A-DATA/XM11-128GB-V2	CNO/W133HSE-KA1
60-NIOMB1B0*-A0*	I7-3667U	Micron 4G DDR3LRS-1600	/TPM		
60-NIOMB1D0*-A0*	I7-3517U	Elpida 4G DDR3-1600	N/A	SANDISK/SDSA5JK-128G	CPT/CLAA133UA03 CW

1. CPU:
- INT I7-3667U 2G/4M : 01001-00173400 (MP)
- INT I7-3517U 1.9G/4M : 01001-00172300 (MP)
- INT I5-3317U 1.7G/3M : 01001-00172400 (MP)
2. PCH:
- INT PANTHERPOINT HM76 : 02001-00051100 (MP)
3. MEM: Differential memory DIMM & Vendor have the differential DIMM_SEL[2:0] defined on board memory.
- Elpida 4G DDR3LRS 1600 256M*16 : 03006-00051300
- Elpida 4G DDR3 1600 256M*16 : 03006-00050800
- Micron 4G DDR3LRS 1600 256M*16 : 03006-00051100

DDR3L_1600	Micron			ELPIDA
DIMM_SEL0	H			H
DIMM_SEL1	L			H
DIMM_SEL2	H			H

DDR3_1600		Bynlik	ELPIDA	
DIMM_SEL0		H	L	
DIMM_SEL1		L	H	
DIMM_SEL2		H	H	